# TITLE OF THE INVENTION SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

## BACKGROUND OF THE INVENTION

5 Field of the Invention

15

20

25

The present invention relates to a semiconductor integrated circuit device having a decoupling capacitor, and, more particularly, to a semiconductor integrated circuit device with an improved device integration density.

10 Description of the Related Art

Recently, the operational frequency of semiconductor integrated circuit devices is becoming extremely higher and there is a tendency that the wiring area allocated to the power supply wire and ground wire becomes larger and larger. When a semiconductor integrated circuit device operates on a high frequency, a variation in power supply voltage, such as temporary current spike, is likely to occur.

As a conventional scheme to suppress this variation in power supply voltage, there is known a technique of connecting a decoupling capacitor in parallel to the power supply. This connection can reduce power supply noise and suppress a variation in power supply voltage. This leads to prevention of the malfunction of a semiconductor integrated circuit originated from power supply noise and a variation in power supply voltage. To achieve the object, the size of the decoupling capacitor to be connected to the power supply should be set to several tens of nF with respect to a single chip or package. In the conventional semiconductor

integrated circuit device, an exclusive layout area for a decoupling capacitor is provided at each side of space between the core portion or the device forming region and the I/O portion, and the decoupling capacitor is formed by an MOS (Metal Oxide Semiconductor).

5

10

15

20

25

In the conventional semiconductor integrated circuit device, however, the need for the exclusive layout area for a decoupling capacitor increases the device area and makes the device integration density lower accordingly.

As a solution to this problem, Japanese Patent LaidOpen No. 12825/1998, for example, discloses a technique of
forming a polycrystalline silicon layer on the device side
of a semiconductor substrate and forming a decoupling
capacitor between the polycrystalline silicon layer and the
top surface of the semiconductor substrate. Japanese Patent
Laid-Open No. 12825/1998 describes that this technique
eliminates the need for the exclusive layout area for a
decoupling capacitor.

Because a decoupling capacitor is formed on the device side of a device forming region according to the conventional technique, there would arise a problem that the area of the device forming region increases.

Japanese Patent Laid-Open No. 2002-124636 discloses a technique of providing a multilayer wiring structure on a semiconductor element and forming an electrode, a dielectric film and an electrode on the multilayer wiring structure in the named order, thereby forming a decoupling capacitor.

Japanese Patent Laid-Open No. 2002-124636 describes that

this technique allows a large-capacitance decoupling capacitor to be provided in a semiconductor device.

The latter conventional technique however has the following problems. Because a decoupling capacitor is provided on the multilayer wiring structure according to the technique described in Japanese Patent Laid-Open No. 2002-124636, pad electrodes or the like cannot be provided in the region on the multilayer wiring structure where the decoupling capacitor is provided. This restricts the layout of the semiconductor integrated circuit device and enlarges the device as a consequence. Providing a decoupling capacitor on the multilayer wiring structure requires at least the step of forming a lower electrode layer, the step of forming a dielectric layer and the step of forming an upper electrode layer, which complicates the fabrication process for the semiconductor integrated circuit device and increases the fabrication cost.

### SUMMARY OF THE INVENTION

20

5

10

15

Accordingly, it is an object of the invention to provide a semiconductor integrated circuit device having a decoupling capacitor, which does not require an exclusive layout area for the decoupling capacitor and is easy to fabricate.

25

A semiconductor integrated circuit device according to the invention comprises a first conductivity type semiconductor substrate connected to a first power supply; a second conductivity type semiconductor layer provided on the first conductivity type semiconductor substrate or at a top surface of the first conductivity type semiconductor substrate and connected to a second power supply; and a device forming portion provided on the second conductivity type semiconductor layer, with a decoupling capacitor formed at an interface between the first conductivity type semiconductor substrate and the second conductivity type semiconductor layer.

5

10

15

20

25

According to the invention, as the decoupling capacitor connected in parallel to the power supply is formed at the interface between the first conductivity type semiconductor substrate and the second conductivity type semiconductor layer, power supply noise and a variation in power supply voltage can be suppressed, thus preventing the malfunction of the semiconductor integrated circuit device. The provision of the decoupling capacitor connected in parallel to the power supply at the interface between the first conductivity type semiconductor substrate and the second conductivity type semiconductor layer eliminates an exclusive layout area for the decoupling capacitor and can make the device smaller. Further, the decoupling capacitor can be formed easily merely by forming the second conductivity type semiconductor layer, so that the fabrication process does not become complicated and the fabrication becomes easier.

The second conductivity type semiconductor layer may be provided on an entire top surface of the first conductivity type semiconductor substrate or at the entire top surface of the first conductivity type semiconductor substrate, and a bottom surface of the first conductivity type semiconductor substrate may be connected to the first power supply. This makes it possible to form a decoupling capacitor on the first conductivity type semiconductor substrate or the entire top surface of the first conductivity type semiconductor substrate, yielding a large-capacitance decoupling capacitor.

5

10

15

20

25

At this time, the device forming portion may have a first conductivity type well contacting the second conductivity type semiconductor layer and connected to a third power supply and another decoupling capacitor may be formed at an interface between the first conductivity type well and the second conductivity type semiconductor layer.

The device forming portion may have another second conductivity type semiconductor layer electrically connected to the second conductivity type semiconductor layer, and a first conductivity type well provided on the another second conductivity type semiconductor layer contacted with the another second conductivity type semiconductor layer and connected to a third power supply, and another decoupling capacitor may be formed at an interface between the first conductivity type well and the another second conductivity type semiconductor layer.

This makes it possible to form another decoupling capacitor connected in parallel to the first decoupling capacitor. As a result, the total capacitance of the decoupling capacitors can be increased. At this time, the

device forming portion may have an active element connected to the third power supply, or the potential of the third power supply may differ from potentials of the first and second power supplies. This makes it possible to independently set the voltage for driving the active element and the voltage for forming the decoupling capacitor and optimally adjust the voltages.

5

10

15

20

25

The second conductivity type semiconductor layer may be locally provided on the first conductivity type semiconductor substrate or at the top surface of the first conductivity type semiconductor substrate, the device forming portion may be formed in that region in the top surface of the first conductivity type semiconductor substrate where the second conductivity type semiconductor layer is not provided, and the first conductivity type semiconductor substrate may be connected to the first power supply via the device forming portion. This makes it possible to control the capacitance by adjusting the area of the decoupling capacitor and makes it unnecessary to connect the bottom side of the first conductivity type semiconductor layer to the first power supply. The mounting therefore becomes easier.

The first conductivity type semiconductor substrate
may have a substrate body, and a surface portion having a
lower resistivity than that of the substrate body.
Accordingly, the decoupling capacitor can be formed between
the top layer portion of the first conductivity type
semiconductor substrate whose resistivity is lower than that

of the substrate body and the second conductivity type semiconductor layer. This can make the capacitance of the decoupling capacitor greater.

5

10

15

20

25

Another semiconductor integrated circuit device according to the invention comprises a first conductivity type semiconductor substrate connected to a first power supply; and a device forming portion provided on the first conductivity type semiconductor substrate and having a second conductivity type well connected to a second power supply, with a decoupling capacitor formed at an interface between the first conductivity type semiconductor substrate and the second conductivity type well.

According to the invention, the decoupling capacitor connected to the power supply is formed at the interface between the first conductivity type semiconductor substrate and the second conductivity type well formed in the device forming portion. Accordingly, power supply noise and a variation in power supply voltage can be suppressed, thus preventing the malfunction of the semiconductor integrated circuit device. This eliminates the need for an exclusive layout area for the decoupling capacitor and can make the device smaller. Further, the decoupling capacitor can be formed easily by forming the second conductivity type well, so that the fabrication process does not become complicated and the fabrication becomes easier.

A further semiconductor integrated circuit device according to the invention comprises a substrate; a first first conductivity type semiconductor layer connected to a

first power supply provided at least a part of the substrate; a second conductivity type semiconductor layer provided on the first first conductivity type semiconductor layer and connected to a second power supply; and a device forming portion provided on the second conductivity type semiconductor layer, with a decoupling capacitor formed at an interface between the first first conductivity type semiconductor layer and the second conductivity type semiconductor layer.

5

10

15

20

25

According to the invention, a decoupling capacitor connected to the power supply is formed at the interface between the first conductivity type semiconductor substrate and the second conductivity type semiconductor layer. Accordingly, power supply noise and a variation in power supply voltage can be suppressed, thus preventing the malfunction of the semiconductor integrated circuit device. This eliminates the need for an exclusive layout area for the decoupling capacitor and can make the device smaller. Further, as the decoupling capacitor can be formed easily by forming the second conductivity type semiconductor layer, the fabrication process does not become complicated and the fabrication becomes easier.

The first first conductivity type semiconductor layer may be provided selectively on the substrate, the device further may have a second first conductivity type semiconductor layer, provided in that region where the first first conductivity type semiconductor layer and the second conductivity type semiconductor layer are not provided,

connected to the first first conductivity type semiconductor layer and the first power supply, and the first first conductivity type semiconductor layer may be connected to the first power supply via the device forming portion and second first conductivity type semiconductor layer. This can allow the first first conductivity type semiconductor layer to be connected to the first power supply by a simple structure.

5

10

15

20

25

Further, it is preferable that the substrate should have a resistivity of 100  $\Omega$ ·cm or higher. This can suppress transmission of noise in the substrate and can reliably prevent the malfunction of the semiconductor integrated circuit device.

Furthermore, it is preferable that the device forming portion should have an active element connected to third and fourth power supplies, and the potential of the third power supply should differ from potentials of the first and second power supplies. This makes it possible to independently set the voltage for driving the active element and the voltage for forming the decoupling capacitor and optimally adjust the voltages.

According to the invention, because the decoupling capacitor connected in parallel to the power supply is formed at the interface between the first conductivity type semiconductor substrate and the second conductivity type semiconductor layer, power supply noise and a variation in power supply voltage can be suppressed. This can prevent the malfunction of the semiconductor integrated circuit

. . .

device. It also eliminates an exclusive layout area for the decoupling capacitor, so the device can be made smaller. Further, as the capacitor can be formed easily by forming the second conductivity type semiconductor layer, it is possible to form the capacitor easily.

5

10

15

20

25

### BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 is a cross-sectional view showing a semiconductor integrated circuit device according to a first embodiment of the invention;
- Fig. 2 is a cross-sectional view showing a semiconductor integrated circuit device according to a second embodiment of the invention;
- Fig. 3 is a cross-sectional view showing a semiconductor integrated circuit device according to a third embodiment of the invention;
- Figs. 4A and 4B are graphs showing the concentration distribution of the semiconductor integrated circuit device with the depth-directional position in the semiconductor integrated circuit device taken on the horizontal axis and the impurity concentration taken on the vertical axis, and Fig. 4A shows the concentration distribution of the semiconductor integrated circuit device according to the third embodiment while Fig. 4B shows the concentration distribution of the semiconductor integrated circuit device according to the first embodiment;
- Fig. 5 is a cross-sectional view showing a semiconductor integrated circuit device according to a

fourth embodiment of the invention;

5

10

15

20

25

Fig. 6 is a cross-sectional view showing a semiconductor integrated circuit device according to a fifth embodiment of the invention; and

Fig. 7 is a cross-sectional view showing a semiconductor integrated circuit device according to a sixth embodiment of the invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the invention will be described specifically below with reference to the accompanying drawings. To begin with, the first embodiment of the invention will be discussed. Fig. 1 is a crosssectional view showing a semiconductor integrated circuit device la according to the embodiment. As shown in Fig. 1, an N type silicon substrate Nsub is provided in the semiconductor integrated circuit device la. The N type silicon substrate Nsub has a resistivity of, for example, 10  $\Omega$ -cm and is connected to a power supply terminal (not shown) from its bottom side (not shown). A P type epitaxial layer PEpi2 is formed on the entire surface of the N type silicon substrate Nsub. The P type epitaxial layer PEpi2 has a resistivity of, for example, 0.3  $\Omega$ cm. The N type silicon substrate Nsub has a thickness of, for example, 0.3 to 0.6 The P type epitaxial layer PEpi2 has a thickness of, for example, 1 to 5 μm. As a power supply potential and a ground potential are respectively applied to the N type silicon substrate Nsub and P type epitaxial layer PEpi2, a

pn junction is formed at the interface between them and a capacitor C1 is formed at that interface. That is, the capacitor C1 shown in Fig. 1 equivalently shows a decoupling capacitor which is formed by the pn junction at the interface between the N type silicon substrate Nsub and the P type epitaxial layer PEpi2.

5

10

15

20

25

Then, a device forming portion 2 is provided on the P type epitaxial layer PEpi2. In the device forming portion 2, a P type epitaxial layer PEpil and an interlayer insulating film 3 are provided and an N well NW and P well PW are formed on the top surface of the P type epitaxial layer The P type epitaxial layer PEpil has a resistivity of, for example, 10  $\Omega$ cm and has a thickness of, for example, The interlayer insulating film 3 is located on 1 to 5 um. the N well NW and P well PW. As the ground potential and the power supply potential are respectively applied to the P type epitaxial layer PEpil and the N well NW, a pn junction is formed at the interface between them and a capacitor C6 is formed at that interface. That is, the capacitor C6 shown in Fig. 1 equivalently shows a decoupling capacitor which is formed by the pn junction at the interface between the P type epitaxial layer PEpil and the N well NW. time, the capacitors C1 and C6 are connected in parallel to each other.

The top surfaces of the N well NW and the P well PW are separated by device isolation films S, and an n<sup>+</sup> diffusion region ND1, p channel transistors PTr1 and PTr2 and a capacitor C11 are provided between the device

isolation films S on the top surface of the N well NW.

Provided on the n<sup>+</sup> diffusion region ND1 is a via V1 on which a wire W1 is provided. The n<sup>+</sup> diffusion region ND1 is connected to the wire W1 via the via V1. The n<sup>+</sup> diffusion region ND1 is connected to a power supply terminal (not shown) via the via V1 and the wire W1. The power supply terminal to which the n<sup>+</sup> diffusion region ND1 is connected is different from the power supply terminal to which the N type silicon substrate Nsub is connected.

5

10

15

20

25

In the p channel transistor PTrl, p diffusion regions PD1 and PD2 which become a source and drain are formed in the top surface of the N well NW and the area between the pt diffusion regions PD1 and PD2 on the N well NW is a channel region. A gate electrode G1 is provided above the channel region in the interlayer insulating film 3. That is, a part of the interlayer insulating film 3 is intervened between the N well NW and the gate electrode G1 and serves as a gate insulating film. Vias V2 and V3 are respectively provided on the p<sup>+</sup> diffusion region PD1 and p<sup>+</sup> diffusion region PD2 and wires W2 and W3 are respectively provided on the vias 2 The  $p^+$  diffusion region PD1 is connected to the wire and 3. W2 via the via V2 and the p<sup>+</sup> diffusion region PD2 is connected to the wire W3 via the via V3. That is, the p channel transistor PTr1 comprises the N well NW, the pt diffusion regions PD1 and PD2, the gate electrode G1 and the interlayer insulating film 3.

Likewise, the p channel transistor PTr2 comprises the N well NW,  $p^+$  diffusion regions PD3 and PD4, a gate

electrode G2 and the interlayer insulating film 3, and the p<sup>+</sup> diffusion regions PD3 and PD4 which become a source and drain are respectively connected to wires W4 and W5 via respective vias V4 and V5. In the capacitor C11, an electrode layer 4 is provided in the interlayer insulating film 3 and a part of the interlayer insulating film 3 is intervened between the N well NW and the electrode layer 4. Provided on the electrode layer 4 is a via V6 on which a wire W6 is provided. The electrode layer 4 is connected to the wire W6 via the via V6.

5

10

15

20

25

Provided between the device isolation films S on the top surface of the P well PW are n channel transistors NTrl and NTr2 and a p<sup>+</sup> diffusion region PD5. Like the p channel transistors PTr1 and PTr2, the n channel transistor NTr1 comprises the P well PW, n+ diffusion regions ND2 and ND3 which become a source and drain, a gate electrode G3 and the interlayer insulating film 3, and the n<sup>+</sup> diffusion regions ND2 and ND3 are respectively connected to wires W7 and W8 via respective vias V7 and V8. The n channel transistor NTr2 comprises the P well PW, n diffusion regions ND4 and ND5 which become a source and drain, a gate electrode G4 and the interlayer insulating film 3, and the n+ diffusion regions ND4 and ND5 are respectively connected to wires W9 and W10 via respective vias V9 and V10. Provided on the pt diffusion region PD5 is a via V11 on which a wire W11 is The p<sup>+</sup> diffusion region PD5 is connected to a provided. ground terminal (not shown) via the via V11 and the wire W11. In the device forming portion 2, the gate electrodes G1 to

G4 and the electrode layer 4 are provided in the same layer and the wires W1 to W11 are provided in the same layer.

5

10

15

20

25

In the semiconductor integrated circuit device 1a, the P type epitaxial layer PEpi2 is connected to the ground terminal via the P type epitaxial layer PEpi1, the P well PW, the p<sup>+</sup> diffusion region PD5, the via V11 and the wire W11. The N type silicon substrate Nsub is connected to the power supply terminal. Accordingly, a pn junction is formed at the interface between the N type silicon substrate Nsub and the P type epitaxial layer PEpi2, thereby forming the capacitor C1 there. Likewise, a pn junction is formed at the interface between the P type epitaxial layer PEpi1 and the N well NW, thereby forming the capacitor C6 there.

According to the embodiment, the capacitor C1 can be between the N type silicon substrate Nsub and the P type epitaxial layer PEpi2. Further, the capacitor C6 can be formed between the P type epitaxial layer PEpi1 and the N well NW. The capacitors C1 and C6 function as a decoupling capacitor with respect to the power supply. In the semiconductor integrated circuit device 1a, therefore, a large capacitor can be formed without providing an exclusive layout area for the decoupling capacitor and power supply noise can thus be suppressed. This can prevent the malfunction of the device originated from power supply noise and can make the semiconductor integrated circuit device 1a smaller.

Because a decoupling capacitor is not provided above the device forming portion 2 in the embodiment, the layout

of the device forming portion 2 is not restricted. This can contribute to making the semiconductor integrated circuit device la smaller.

5

10

15

20

25

Further, the power supply terminal to which the n<sup>+</sup> diffusion region ND1 is connected and the power supply terminal to which the N type silicon substrate Nsub is connected are respectively connected to different power supplies in the embodiment. Accordingly, it is possible to make the potential to be applied to the n<sup>+</sup> diffusion region ND1 different from the potential to be applied to the N type silicon substrate Nsub. As the voltage which is applied to the n<sup>+</sup> diffusion region ND1 to drive the p channel transistors PTr1 and PTr2 is set to 1 V and the voltage which is applied to the N type silicon substrate Nsub so that a capacitor is formed between this potential and the ground potential is set to 2 V, for instance, the p channel transistors PTr1 and PTr2 can be driven fast and the capacitance of the capacitor C1 can be increased. power supply terminals may be connected together into the same power supply (not shown) outside the semiconductor integrated circuit device la. This can simplify the circuit structure.

Although an example where the P type epitaxial layer
PEpi2 is formed as the second conductivity type
semiconductor layer on the N type silicon substrate Nsub as
the first conductivity type semiconductor substrate has been
illustrated in the foregoing description of the first
embodiment, the invention is not limited to this particular

structure. For example, after the formation of the device forming portion 2 on the N type silicon substrate Nsub, an impurity can be ion-injected into the surface layer of the N type silicon substrate Nsub with energy high enough to penetrate the device forming portion 2, so that a P type layer having the same impurity concentration as the P type epitaxial layer PEpi2 can be formed. This can form the P type layer which is equivalent to the P type epitaxial layer PEpi2 through a simple process without influencing the device forming portion 2.

5

10

15

20

25

Although an example where the N type silicon substrate Nsub is used as the substrate has been illustrated in the foregoing description of the first embodiment, a P type silicon substrate may be used as the substrate. In this case, an N type epitaxial layer or an N type layer formed by ion injection is formed on the P type silicon substrate, thereby forming a capacitor between the P type silicon substrate and the N type epitaxial layer. Further, a semiconductor substrate other than a silicon substrate may be used as the substrate. The bottom side of the N well NW may contact the P type epitaxial layer PEpi2. In this case, the capacitor C6 is formed at the interface between the N well NW and the P type epitaxial layer PEpi2.

Next, the second embodiment of the invention will be discussed. Fig. 2 is a cross-sectional view showing a semiconductor integrated circuit device 1b according to the embodiment. As shown in Fig. 2, a P type silicon substrate Psub is provided in the semiconductor integrated circuit

device 1b. The P type silicon substrate Psub has a resistivity of, for example, 10  $\Omega$ cm. The P type epitaxial layer PEpi2 is formed on the entire surface of the P type silicon substrate Psub. The P type epitaxial layer PEpi2 has a resistivity of, for example, 0.3  $\Omega$ cm and has a thickness of, for example, 1 to 5 µm. The device forming portion 2 is provided on the P type epitaxial layer PEpi2. The structure of the device forming portion 2 is the same as that of the above-described first embodiment. That is, in the device forming portion 2, the P type epitaxial layer PEpil is provided and an N well NW and P well PW are alternately provided on the top surface of the P type epitaxial layer PEpil. The bottom sides of the N well NW and P well PW are not in contact with the P type epitaxial layer PEpi2.

5

10

15

20

25

In the semiconductor integrated circuit device 1b according to the embodiment, the P type epitaxial layer PEpil is connected to the ground terminal (not shown) via the P well PW, the p<sup>+</sup> diffusion region PD5, the via V11 and the wire W11. The N well NW is connected to the power supply terminal (not shown) via the n<sup>+</sup> diffusion region ND1, the via V1 and the wire W1. Accordingly, a pn junction is formed at the interface between the P type epitaxial layer PEpil and the N well NW, forming a capacitor C7 there.

According to this embodiment, as apparent from the above, the capacitor C7 can be formed between the P type epitaxial layer PEpil and the N well NW. This capacitor C7 serves as a decoupling capacitor connected in parallel to

the power supply. That is, the capacitor C7 shown in Fig. 2 equivalently shows a decoupling capacitor which is formed by the pn junction at the interface between the P type epitaxial layer PEpil and the N well NW. Because the decoupling capacitor can be formed locally in this embodiment as compared with the first embodiment, an exclusive capacitor can be laid out near a region where power supply noise is likely to occur and a region which is susceptible to power supply noise. This can effectively suppress the adverse influence of power supply noise on the circuit. The other effects of the embodiment are the same as those of the first embodiment.

5

10

15

20

25

Although an example where the bottoms of the N well NW and the P well PW are not in contact with the P type epitaxial layer PEpi2 has been illustrated in the foregoing description of the second embodiment, the bottoms of the N well NW and the P well PW may contact the top surface of the P type epitaxial layer PEpi2. In this case, a capacitor is formed at the interface between the N well NW and the P type epitaxial layer PEpi2. The bottom side of the P type silicon substrate Psub may be connected to the power supply terminal.

The third embodiment of the invention will be discussed next. Fig. 3 is a cross-sectional view showing a semiconductor integrated circuit device 1c according to the embodiment. Figs. 4A and 4B are graphs showing the concentration distribution of the semiconductor integrated circuit device with the depth-directional position in the

semiconductor integrated circuit device taken on the horizontal axis and the impurity concentration taken on the vertical axis. Fig. 4A shows the concentration distribution of the semiconductor integrated circuit device according to the third embodiment and Fig. 4B shows the concentration distribution of the semiconductor integrated circuit device according to the first embodiment.

5

10

15

20

25

As shown in Fig. 3, an N type silicon substrate Nsub is provided in the semiconductor integrated circuit device The N type silicon substrate Nsub has a resistivity of, for example, 10  $\Omega$ ·cm and is connected to a power supply terminal (not shown) from its bottom side (not shown). N type epitaxial layer NEpil is formed on the entire surface of the N type silicon substrate Nsub. The N type epitaxial layer PEpil has a resistivity of, for example, 0.3  $\Omega$ cm and has a thickness of, for example, 1 to 5 μm. The P type epitaxial layer PEpi2 is formed on the N type epitaxial The P type epitaxial layer PEpi2 has a layer NEpil. resistivity of, for example, 0.3  $\Omega$ cm. Then, the device forming portion 2 is provided on the P type epitaxial layer The structure of the device forming portion 2 is the same as that of the first embodiment.

As shown in Fig. 4A, in the P type epitaxial layer PEpil of the semiconductor integrated circuit device 1c of the embodiment, the impurity concentration is, for example, 1 x 10<sup>15</sup> cm<sup>-3</sup> from the top surface of the P type epitaxial layer PEpil to the interface between the P type epitaxial layer PEpil and the P type epitaxial layer PEpil and the P type epitaxial layer PEpil. In the P

type epitaxial layer PEpi2, the impurity concentration is, for example, 1 x 10<sup>17</sup> cm<sup>-3</sup>. Further, in the N type epitaxial layer NEpi1, the impurity concentration is, for example, 1 x 10<sup>17</sup> cm<sup>-3</sup>. In the N type silicon substrate Nsub, the impurity concentration is, for example, 1 x 10<sup>15</sup> cm<sup>-3</sup> and is constant in the depth direction. A pn junction with a high impurity concentration is realized at the interface between the P type epitaxial layer PEpi2 and the N type epitaxial layer NEpi1. Accordingly, a capacitor C2 (see Fig. 3) is formed at the interface between the P type epitaxial layer PEpi2 and the N type epitaxial layer PEpi2 and the N type epitaxial layer NEpi1. The capacitor C2 functions as a decoupling capacitor connected in parallel to the power supply.

5

10

15

20

25

Because the N type epitaxial layer NEpil is not provided in the semiconductor integrated circuit device la according to the first embodiment, as shown in Fig. 4B, a pn junction is formed between the N type silicon substrate Nsub and the P type epitaxial layer PEpi2. Therefore, the impurity concentration at the interface of the pn junction in the first embodiment shown in Fig. 4B becomes lower than the impurity concentration at the interface of the pn junction in the third embodiment shown in Fig. 4A.

In this embodiment, a pn junction having a high impurity concentration than that in the first embodiment can be realized by providing the N type epitaxial layer NEpil between the N type silicon substrate Nsub and the P type epitaxial layer PEpi2. This makes the capacitance of the capacitor C2 in the semiconductor integrated circuit device

1c of this embodiment greater than the capacitance of the capacitor C1 in the first embodiment. The other structure of the embodiment is the same as the corresponding structure of the first embodiment.

5

10

15

20

25

Next, the fourth embodiment of the invention will be discussed. Fig. 5 is a cross-sectional view showing a semiconductor integrated circuit device 1d according to the embodiment. As shown in Fig. 5, the N type silicon substrate Nsub having a resistivity of, for example, 10  $\Omega$ -cm is provided in the semiconductor integrated circuit device 1d. The bottom side of the N type silicon substrate Nsub, unlike that in the first and second embodiments, is not connected to the power supply terminal. A p<sup>+</sup> diffusion region PD6 is selectively formed in the top surface of the N type silicon substrate Nsub. The p<sup>+</sup> diffusion region PD6 has a resistivity of, for example, 0.01  $\Omega$ -cm and has a thickness of, for example, 0.5 to 2  $\mu$ m.

The device forming portion 2 is provided on the N type silicon substrate Nsub. The structure of the device forming portion 2 is the same as that of the above-described first embodiment. Further, an  $n^+$  diffusion region ND6 which is in the same layer as the P type epitaxial layer PEpil is formed in that region of the top surface of the N type silicon substrate Nsub where the  $p^+$  diffusion region PD6 is not formed and which is equivalent to an area lying directly below the N well NW of the device forming portion 2. This  $n^+$  diffusion region ND6 becomes a contact region to secure conduction between the N type silicon substrate Nsub and the

N well NW.

5

10

15

20

25

Accordingly, the power supply potential is applied to the N type silicon substrate Nsub N type silicon substrate Nsub from the power supply terminal (not shown) via the wire W1, the via V1, the n<sup>+</sup> diffusion region ND1, the N well NW and the n<sup>+</sup> diffusion region ND6. The ground potential is applied to the p<sup>+</sup> diffusion region PD6 from the ground terminal (not shown) via the wire W11, the via V11, the p<sup>+</sup> diffusion region PD5, the P well PW and the P type epitaxial layer PEpil. As a result, a capacitor C3 is formed at the interface between the N type silicon substrate Nsub and the p<sup>+</sup> diffusion region PD6.

In the embodiment, the capacitor C3 functions as a decoupling capacitor connected to the power supply. In the embodiment, the area of the capacitor C3 can be controlled to adjust the capacitance of the capacitor C3 by controlling the area of the p<sup>+</sup> diffusion region PD6. Further, as the power supply potential is applied to the N type silicon substrate Nsub through the wire W1, it is unnecessary to connect the bottom side of the N type silicon substrate Nsub to the power supply terminal, thus making the mounting into a package easier. The other effects of the embodiment are the same as those of the first embodiment.

Next, the fifth embodiment of the invention will be discussed. Fig. 6 is a cross-sectional view showing a semiconductor integrated circuit device le according to the embodiment. As shown in Fig. 6, the embodiment is a combination of the third embodiment and the fourth

embodiment. Specifically, as shown in Fig. 6, the N type silicon substrate Nsub is provided in the semiconductor integrated circuit device le according to the embodiment. The bottom side of the N type silicon substrate Nsub is not connected to the power supply terminal. The N type epitaxial layer NEpil is formed on the N type silicon substrate Nsub. The N type epitaxial layer NEpil has a resistivity of, for example, 0.3  $\Omega$ cm. The p<sup>+</sup> diffusion region PD6 is selectively formed on the top surface of the N type epitaxial layer NEpil. The p<sup>+</sup> diffusion region PD6 has a resistivity of, for example, 0.01  $\Omega$ cm.

5

10

15

20

25

The device forming portion 2 is provided on the N type epitaxial layer NEpil. The structure of the device forming portion 2 is the same as the corresponding structure of the above-described first embodiment. Further, the n<sup>+</sup> diffusion region ND6 is formed in the same layer as the P type epitaxial layer PEpil in that area of the top surface of the N type epitaxial layer NEpil where the p<sup>+</sup> diffusion region PD6 is not formed and which is equivalent to an area lying directly below the N well NW of the device forming portion 2. This n<sup>+</sup> diffusion region ND6 becomes a contact region to secure conduction between the N type epitaxial layer NEpil and the N well NW.

Accordingly, the power supply potential is applied to the N type epitaxial layer NEpil via the wire W1, the via V1, the n<sup>+</sup> diffusion region ND1, the N well NW and the n<sup>+</sup> diffusion region ND6 shown in Fig. 1. The ground potential is applied to the p<sup>+</sup> diffusion region PD6 via the wire W11,

the via V11, the p<sup>+</sup> diffusion region PD5, the P well PW and the P type epitaxial layer PEpil. As a result, a capacitor C4 is formed at the interface between the N type epitaxial layer NEpil and the p<sup>+</sup> diffusion region PD6.

5

10

15

20

25

In the embodiment, the capacitor C4 functions as a decoupling capacitor with respect to the power supply. As the impurity concentration of the N type epitaxial layer NEpil is higher than the impurity concentration of the N type silicon substrate Nsub, the capacitance of the capacitor C4 becomes larger than the capacitance of the capacitor C3 in the third embodiment. As the power supply potential is applied to the N type epitaxial layer NEpil through the wire W1, the bottom side of the N type silicon substrate Nsub need not be connected to the power supply terminal.

Further, as the current need not flow in the N type silicon substrate Nsub in the embodiment, the N type silicon substrate Nsub can be replaced with an arbitrary substrate. For example, using a high-resistance substrate having a resistivity of, for example, 100  $\Omega$ cm or higher as the substrate can suppress the flow of noise current in the substrate. The other effects of the embodiment are the same as those of the first embodiment.

Next, the sixth embodiment of the invention will be discussed. Fig. 7 is a cross-sectional view showing a semiconductor integrated circuit device 1f according to the embodiment. As shown in Fig. 7, a high-resistance substrate Hsub is provided in the semiconductor integrated circuit

device 1f according to the embodiment. The high-resistance substrate Hsub has a resistivity of, for example, 100  $\Omega$ ·cm or higher. The P type epitaxial layer PEpi2 is formed on the high-resistance substrate Hsub. The P type epitaxial layer PEpi2 has a resistivity of, for example, 0.3  $\Omega$ ·cm. A device forming portion 12 is provided on the P type epitaxial layer PEpi2.

5

10

15

20

25

In the device forming portion 12, a P type epitaxial layer PEpi3 is provided selectively on the P type epitaxial layer PEpi2. The P type epitaxial layer PEpi3 has a resistivity of, for example, 10  $\Omega$ ·cm and has a thickness of, for example, 1 to 5  $\mu$ m. A p<sup>+</sup> diffusion region PD7 is provided selectively in that region where the P type epitaxial layer PEpi3 is not provided, and an n<sup>+</sup> diffusion region ND7 is provided on the pt diffusion region PD7. p<sup>+</sup> diffusion region PD7 has a resistivity of, for example, 1  $\Omega$  cm and the n<sup>+</sup> diffusion region ND7 has a resistivity of, for example, 1  $\Omega$ ·cm. The total thickness of the p<sup>+</sup> diffusion region PD7 and the n diffusion region ND7 is equal to the thickness of the P type epitaxial layer PEpi3, and the double-layer film comprised of the pt diffusion region PD7 and the n<sup>+</sup> diffusion region ND7 is formed in the same layer as the P type epitaxial layer PEpi3. PW is provided on the P type epitaxial layer PEpi3, and the N well NW is provided on the n<sup>+</sup> diffusion region ND7. other structure of the device forming portion 12 is the same as the corresponding structure of the device forming portion 2 (see Fig. 1) in the first embodiment.

In the semiconductor integrated circuit device 1f according to the embodiment, the power supply potential is applied to the n<sup>+</sup> diffusion region ND7 via the wire W1, the via V1, the n<sup>+</sup> diffusion region ND1 and the N well NW. The ground potential is applied to the p<sup>+</sup> diffusion region PD7 via the wire W11, the via V11, the p<sup>+</sup> diffusion region PD5, the P well PW, the P type epitaxial layer PEpi3 and the P type epitaxial layer PEpi3 and the P type epitaxial layer PEpi2. This forms a capacitor C5 at the interface between the p<sup>+</sup> diffusion region PD7 and the n<sup>+</sup> diffusion region ND7.

5

10

15

20

25

In the embodiment, the capacitor C5 functions as a decoupling capacitor connected in parallel to the power supply. Using the high-resistance substrate having a resistivity of 100  $\Omega$ -cm or higher as the substrate can suppress the flow of noise current in the substrate. In the embodiment, the decoupling capacitor can selectively be formed directly below the N well NW. Therefore, an exclusive capacitor can be laid out near a circuit region where power supply noise is likely to occur and a circuit region which is susceptible to power supply noise. This can effectively suppress the adverse influence of power supply noise on the circuit, thus improving the implementability of the noise suppressing effect. The other effects of the embodiment are the same as those of the first embodiment.

Although an example where the capacitor C5 is formed directly under the N well NW has been illustrated in the foregoing description of the sixth embodiment, the invention is not limited to this particular structure and the

capacitor may be formed directly under the P well PW. In this case, an N type layer, e.g., an N type epitaxial layer, should be provided on the high-resistance substrate Hsub, and an  $n^+$  diffusion region and a  $p^+$  diffusion region should be formed in order on the N type layer in such a way that the  $p^+$  diffusion region is connected to the P well.

5